



#### Performance Evaluation of MPI Benchmarks on CC-DSM Multiprocessor Architectures

Meriem ZIDOUNI meriem.zidouni@bull.net Ghassan CHEHAIBAR ghassan.chehaibar@bull.net Radu MATEESCU radu.mateescu@inria.fr

2-3 April 2008

Model35

**INRIA-Paris Rocquencourt** 



#### Agenda

- Introduction
- Modeling language: LOTOS
- The CADP toolbox
- MPI benchmark: ping-pong
- LOTOS model of:
  - Send & receive primitives
  - Interconnection topology
  - Cache coherence protocol
- Functional verification
- Performance evaluation
- Conclusion & perspectives





#### Introduction

- BULL builds supercomputers for high-performance scientific computing
- Supercomputer =

Hardware architecture + Software interface

( CC-DSM: Cache Coherent-Distributed Shared Memory) (MPI: *Message Passing* Interface)

- High performance supercomputer  $\Rightarrow$ 
  - BULL has to optimize MPI implementation for its servers hardware architecture
- We need a model to evaluate performance and analyze experimental measures taking into account:
  - Cache coherence protocol and architecture topology
  - MPI software algorithm





#### Introduction: modeling method



#### Modeling language: LOTOS



(Language Of Temporal Ordering Specification)

- ISO Standard [ISO-8807:1989]
- A Formal Description Technique for the specification of protocols and distributed systems
- Two orthogonal sub-languages:
  - Data: abstract data types (ActOne)
    - sorts and operations
    - algebraic equations
  - Processes: process algebras (~CCS, CSP, Circal)
    - parallel processes (interleaving semantics)
    - message-passing communication









(Construction and Analysis of Distributed Processes)

- Developed at INRIA Rhône-Alpes by the VASY team (http://www.inrialpes.fr/vasy/cadp)
- Toolbox for protocol and distributed systems engineering
- CADP tools useful for hardware design:
  - Compilers, translators and model generators
  - Functional verification:
    - Model checking (modal mu-calculus), equivalence checking (bisimulations)
    - Co-simulation (RTL LOTOS)
  - Performance evaluation:
    - Functional models enriched with quantitative information (delays).
       Performance evaluation based on IMC theory.





#### MPI benchmark: ping-pong

- Benchmark ping-pong (definition): Alternated transmission of messages between processes using send and receive primitives
- ping-pong(P<sub>i</sub>, P<sub>j</sub>) = <send(P<sub>i</sub> → P<sub>j</sub>); receive(P<sub>i</sub> ← P<sub>j</sub>)><sup>n</sup> ||| <receive(P<sub>i</sub> ← P<sub>i</sub>); send(P<sub>i</sub> → P<sub>j</sub>)><sup>n</sup>



- Performance (ping-pong) = latency of message transfer from P<sub>i</sub> to P<sub>j</sub> (P<sub>j</sub> to P<sub>i</sub>)
  - = T / 2n // n: number of iterations
  - = latency (< send ; receive >)



#### MPI library: send & receive primitives

- The data structures:
  - The exchanged message consists of a packet containing the identifier of the sender processes
  - The packets are distributed in 3 types of linked lists:
    - 1. list of available packets
    - 2. list of incoming packets
    - 3. list of free packets
  - 3 types of variables: pointer, lock and packet

#### Send and receive primitives:



## LOTOS model of send and receive primitives:



data structures

- The data structures :
  - Pointers, locks and packets are defined in memory data structure
  - Memory structure is managed by LOTOS process (TRANSFER)







#### LOTOS model of send and receive primitives: control structures



- Two types of data access: load and store
- Control structures:
  - Assignment: a := b ⇒ < load(b) ; store(a,val\_of\_b) >
  - Test: if (a == b)  $\Rightarrow$  < load(a); load(b) >
  - Loop: while (a != 0) ⇒ process Loop\_While [ACTION] : exit :=
    - ACTION ! a ? val\_a ; ( [val\_a <> 0]-> Loop\_While [ACTION] [] [val\_a == 0]-> exit ) endproc
  - Wait: no access to variables



#### **CC-DSM** architecture



(Cache Coherent-Distributed Shared Memory)





#### Bull architecture

Architecture with 3 levels of distance between processors:

- Intra-node: same node, same module
- Inter-node: different nodes, same module
- Inter-module: different nodes, different modules







#### LOTOS model of Bull architecture











#### MESI cache coherence protocol

- States of caches: Modified (M), Exclusive (E), Shared (S) and Invalid (I)
- Transfer type: Memory, Cache, Internal

_								
Curren	it state	Next state						
Req C <sub>req</sub>	C <sub>j</sub> , j!=r	Req C <sub>req</sub> C <sub>j</sub> , j!=						
I	I	E	I					
I	S	S	S					
I	E	S	S					
I	М	E	I					
E/M/S	*	E/M/S	*					

I oad protocol



#### Store protocol

Curren	it state	Next state			
Req C <sub>req</sub>	C <sub>j</sub> , j!=r	Req C <sub>req</sub>	C <sub>j</sub> , j!=r		
I/S	I	М	I		
I/S	S/E	М	I		
I	М	М	I		
E/M/	*	М	*		



# LOTOS model of cache coherence protoco









#### Ping-pong model **CC-DSM** architecture Software interface **MESI protocol** Send and receive ping-pong Bull architecture LOTOS model LOTOS model LOTOS model WAITING Memory Send (P<sub>i</sub>) Receive (P<sub>i</sub>) **REQUEST\_LOCK** >> Cache >> ACTION Receive (P<sub>i</sub>) Send (P<sub>i</sub>) Topology **Ping-pong** TRANSFER ACTION ! ... WAITING 159,029 states Ping\_pong.bcg = ACTION ! ACTION ! 2,719,74 transitions ACTION ! ... ACTION ! ... REQUEST\_LOCK ! ...





**Functional verification:** 



cache coherence protocol & mutual exclusion



- update of cache state
- transfer types
- transfer levels
- transfer latency



```
library "macros.mcl" end_library
[ true*.
        ( Action_State_Before ('LOAD','0','1','1') and
        not Action_State_After('LOAD','0','1','1','E','1','MEMORY'))
] false
```

#### Mutual exclusion

```
library "macros.mcl" end_library
macro MUTEX (id_proc_1,id_proc_2,adr)=
  [ true*.
   Take_Lock (id_proc_1,adr). (not Release_Lock (id_proc_2,adr))*.
   Take_Lock (id_proc_2,adr)
  ] fal se
  end_macro
```



#### Performance evaluation: access latencies





Transfer level —→		Intra_Node	Inter_Node	Inter_Module	
	Internal	λ1	Ι_λ2	Ι_λ3	
	Cache	C_λ1	C_λ2	C_λ3	
	Memory	Μ_λ1	Μ_λ2	Μ_λ3	
Tr	ansfer type	8			

Latencies for load and store access

Performance evaluation:



Interactive Markov Chains (IMC)

- Defined in H. Hermanns' PhD thesis (LNCS 2428)
- It adds stochastic features to process algebra, still providing:
  - sufficient stochastic expressivity
  - compatibility with process algebra theory
  - useful compositionality results



# Performance evaluation: insertion of Markovian delays in ping-pong specification









#### Performance evaluation: results



- Throughput (START): START transition frequency evaluated by BCG\_STEADY
- Latency = 1/(2 \* Throughput(START))

E/M/S

			Latency (µs)						
			Primit	tives SR1	Primitives SR2				
			Protocol A	Protocol B	Protocol A	Protocol B			
	Intra-no	ode	1	2/45	0.65	0.85			
	Inter-no	er-node 3.28		5.71	1.69	2.55			
	Inter-mo	dule	5.52	9.64	2.79	4.22			
		*							
Current state Next state		ext state							
Req C <sub>req</sub>	C <sub>j</sub> , j!=r	Res C <sub>re</sub>	, C <sub>j</sub> , j!=r						
I	Ι	E	I		<b>2</b> 2 y	variables for each pro	cess		
I	s	S	S		=	ck free implementatio	0000 00		
I	E	S	S		with fixed-size buff		71		
I	М	¥X S	Xs		vvic				



E/M/S



### Performance evaluation: results

- Latency = 1/(2 \*Throughput (START))
- Throughput (VAR): frequency of transitions corresponding to misses made on the variable VAR
- Nb\_Misses (VAR): number of misses of the variable VAR during the Latency period
- Nb\_Misses (VAR)= Latency \*Throughput (VAR)

	Number of misses									
	Primitives SR1					Primitives SR2				
	Protocol A			Protocol B			Protocol A		Protocol B	
	packet	pointer	lock	packet	pointer	lock	packet	pointer	packet	pointer
Intra_Node	4	8	7	6	14	15	4	7	4	8
Inter_Node	4	9	7	6	15	13	4	8	5	10
Inter_Module	4	9	7	6	13	15	4	8	5	10





#### Conclusion





#### Conclusion

- Modeling in LOTOS:
  - send and receive primitives
  - cache coherence protocol
  - interconnection topology
- Functional verification of the ping-pong model
- Performance evaluation of the ping-pong model:
  - Consistency of the obtained results
  - The obtained results are comforted by the experimental measures
  - Comparison of latencies of 2 MPI primitives in 3 different topologies and 2 different cache coherency protocols





## Perspectives

- Current work …
  - Performance evaluation of *barriers* primitives
- Ongoing work
  - Automation of the proposed method
  - Taking into account the different phases of transfers in the protocol cache coherence model
  - Generalization of the method

