chronous circuits.

Chapter 0 - Introduction
This paper deals with the formal verification of asynchronous circuits. In particular, it demonstrates the applicability of the high-level specification language LOTOS to the verification tasks in question. Furthermore, we use the LOTOS-oriented toolbox CADP for the purpose of automating our verification approach.
An extensive literature is presently available dealing with asynchronous circuits. See, e.g., [BS94], which provides an extensive list of references, as well as the web-site [Async].
Asynchronous (clock-free) systems have important advantages over (globally clocked) synchronous systems, particularly in view of the present trend toward high-speed and high-density technologies. For more details, see [Sut89],[Async],[BS94],[KG97].
A large amount of the presently available literature deals with (correct- by-construction) synthesis. The literature on formal verification is rather limited. We mention [Yoe87],[Dill89],[McM95],[RCP95],[Roi97].
We find that using LOTOS and CADP provides us with tools which compete favorably with other published approaches to the verification problem under discussion, particularly with respect to modular, observationally non-deterministic, asynchronous circuits.
For information on LOTOS see Appendix A. Information on CADP is available at the web-site Appendix A/[inria]/.
LOTOS and CADP have proven powerful tools for the high-level specification of communication protocols, and their verification. In [FL93] and [TS94] the applicability of LOTOS to the formal specification of bardware systems was demonstrated. The anni-

munication protocols, and their verification. In [FL93] and [TS94] the applicability of LOTOS to the formal specification of hardware systems was demonstrated. The application of LOTOS and CADP to the formal verification of asynchronous hardware, presented in this paper, appears to be new.

observing "external events" of the circuit, i.e. changes of the value of an input or output. A dynamic description of the behavior of a digital system consists of listing all admissible sequences of external events, subject to restrictions imposed on the environment. We are interested in the order in time, in which the events occur, and not in the

<sup>1000</sup> <sup>1000</sup>

bet of Inv.a is  $\{a,z\}$ . E.g., the symbol 'a' denotes a level change at input port A, namely both an up-transition (from level 0 to level 1) as well as a down-transition. The state transitions of Inv.a are  $(q_{0,a,q_{1}})$  and  $(q_{1,z,q_{0}})$ . The initial state is q0.

### 1.3 Circuit Transition Systems (CTS)

acceptor automaton with aCT as its alphabet. We consider every state of QCT to be an accepting state, and denote by L(CT) the corresponding language.

Let  $w \in L(CT)$ . We denote by w\intCT the restriction of w to the alphabet inCT $\cup$ outCT, and set L(CT) $\mid$ intCT = {w $\mid$ intCT | w \in L(CT)}.

We denote by CT\ the automaton obtained from CT by replacing its internal symbols

- Then w; $z \in L(S)$ .
- (5) assume w1;w2  $\in$  L(S), and there exists w'  $\in$  L(CT), such that w'\ intCT = w1.
- Then there exists w", such that w"\intCT = w2 and w';w"  $\in$  L(CT).
- (6) let  $w \in L(S)$ ,  $w' \in L(CT)$ , and  $w' \setminus intCT = w$ .

Then there exists a positive integer k such that for any word  $w'' \in (intCT)^*$ ,

# Chapter 2 - Introduction to Basic LOTOS using CADP

# 2.1 Introduction

In this chapter we provide a short introduction to Basic LOTOS in conjunction with

<page-header><sup>1000</sup> <sup>1000</sup> <sup>1000</sup>

set A of *labels*, and a finite set E of *(labelled) edges*, where  $E \subseteq V \times A \times V$ .

# **Definition 2.3.2**

A Process P is a pair (G,v), where G is a directed labelled graph, and v is a node of G. With respect to P the elements of A are referred to as actions or events.

The process Q will perform actions a,b, and c, sequentially, and will then terminate. Note that "exit" indicates a "successful" termination, e.g., no deadlock.

### 2.5.2 Choice

The choice operator on processes is denoted as []. P[]Q is the process which may

v is a node of G. In LTS-terminology the elements of V are referred to as states, v is the initial state, E is the set of *transitions*, and A is the set of *labels*.

# **2.6.2 ALDEBARAN**

The ALDEBARAN part of CADP allows the efficient handling of LTSs. In the basic

IDENTIFY TO THE TATE TO THE TATE THE TATE THE TATE TO THE TATE THE TATE TO THE TATE TO

The file prefix1.lotos:

specification prefix1[a,b,c]:exit behaviour

a;i;b;i;i;c;exit

endspec

# Example X.2 - choice1

File choice1.lotos:

specification choice1[a,b]:exit behaviour

(a;exit)[](b;exit)

# **2.7 Additional LOTOS Constructs**

# 2.7.1 Recursion

The following example illustrates the application of recursion to the construction of a

processes, P|||Q represents their parallel exect completely independent execution. On the off execution, with complete synchronization on al Note that the '|||' operator is known as the process process of the synchronization on al processes process of the synchronization on al processes process process of the synchronization on al processes process process of the synchronization on al processes process of the synchronization on al processes presents the parallel exection. LOTOS provides various facilities to represent concurrent processes. If P and Q are processes, P|||Q represents their parallel execution, without any synchronization, i.e., completely independent execution. On the other hand, P | Q represents their parallel execution, with complete synchronization on all observable(!) actions (but not on 'i'!). Note that the '|||' operator is known as the "interleaving" operator, and the '||' operator as the "full synchronization" operator.

If A1,...,An are some common, observable actions of P and Q, then

P[[A1,...,An]]Q

proport proport proport of P and Q, provided they synchronize on the listed actions A1,...,An. This operator is referred to as "selective composition" or "selective parallel" operator.
proport of proport of p and Q, provided they synchronize on the listed actions A1,...,An. This operator is referred to as "selective composition" or "selective parallel" operator.
The above concepts will be illustrated by means of a few, simple examples.
J.J Parallel Operators - Examples
The following example illustrates the use of the interleaving operator (|||).
Example X.5 - interleaving
The file interleaving.lotos:
specification interleaving[A,B,C,D]:exit behaviour
(A;B;exit)|||(C;D;exit)
endspec
We leave it to you to get and analyze the corrsponding \*.aut and \*.omin files!
File selcomp.lotos:
specification selcomp[A,B,C,D]:exit behaviour
(A;B;C;exit) [|A]|(D;A;C;exit)
endspec

# endspec

File selcomp.omin:

des (0,8,8)

specification fullsyn[a,b,c]:exit behaviour

(a;i;b;i;i;c;exit) || (a;i;i;b;c;exit)

(4, exit, 1)

The following example involves a deadlock.

Example X.8 - fullsyn1

(\*) In a stable condition an input may be applied; in an unstable condition no input may be applied, but an output must occur.

# 3.2.1 Representation of Components

In this section we discuss methods of representing the dynamic behaviour of

basic components (modules).
For such basic components we establish three methods of representation:

(a) By means of labeled transition systems (LTS);
(b) By using a simplified LOTOS-based notation;
(c) By means of proper LOTOS specifications (process descriptions).

3.2.2 LTS-Representation

Our LTS-representation of (the dynamic behaviour of) components is summarized in the following definition.

Definition 3.2.1

A component comp.a is defined by a 5-tuple (in,out,Q,f,q0), where
(a) in and out are finite sets of *input ports* and *output ports*, respectively.
(b) Q is a finite set of states.
(c) f is a partial function from Q× (in ∪ out) into Q.
(d) q0∈Q is the initial state.

Notice that this definition is a special case of Definition 1.3.1, where intCT=Ø.
3.3.4 Simplified LOTOS-Based Notation

In this notation we use the major LOTOS operators, namely [], the three parallel operators, and >> (P>>Q denotes the process P followed by Q, where P is process terminating successfully). For convenience, we introduce the following modified notation:

(1) S = exit tion:

(1) \$ = exit

(2) If P is a process which terminates successfully, we denote by P\* the process  $\mathbf{P}^* = \mathbf{P} \gg \mathbf{P}^*$  .

(3) If B is a behaviour expression and H is a set of events, participating in B, then

 $\vdash$  inX={a,b}, outX={z}, QX={0,1}, q0X=0, and  $fX = \{(0,a,1), (0,b,1), (1,z,0)\}.$ 

Note that the labels a,b,z denote ports ("gates"), as well as events occurring at these ports.

Note further, that this component adheres to the "fundamental- mode" restriction.

**3.3.2 The Simplified LOTOS-based Notation** Let XOR.b be the representation in this notation. Then XOR.b = [(a;\$[]b;\$)>>z;\$]\* . Alternatively, XOR.b can be represented recursively as follows: XOR.b = a;z;XOR.b [] b;z;XOR.b

(0,A,1)

Note that for the above example, the LTS representation coincides with fX of the comp.a representation.

<sup>(1,</sup>Z,0)

**3.4 Modular Networks** A modular network is obtained by suitably interconnecting a finite number The modules of such a network must adhere to the following restriction. If p is an input of any module, there may be at most one module with p A modular network is obtained by suitably interconnecting a finite number of modules.

If p is an input of any module, there may be at most one module with p as output.

<sup>1</sup>To possible the product of the product

CT by replacing all its internal symbols by 'i'. Let CT.lot denote a LOTOS-process, which is observation-equivalent to CT\int.

Given a specification S, we denote by S.lot a LOTOS-process, observation-equivalent to S.

### **Condition C2**

CT.aut is livelock-free.

Using CADP, we can verify this requirement by means of the following command:

22
aldebaran -live CT.aut
4.1.3 The No-Undesirable-Output Condition
Here we refer to (4) of the Definition 1.4.2.
This condition is satisfied if the following requirement is met:
Condition C3
Let iCT.lot be the process obtained from CT.lot by replacing each output, say z, by
iz. Then S.lot||iCT.lot is deadlock-free.
However, frequently ad-hoc approaches are preferable.

However, frequently ad-hoc approaches are preferable. **4.2 Verification Example VE.X4** In this section we deal with the following verification example: VE.X4: X4.IMP |= X4.SP Here, X4.SP specifies a 4-input XOR-gate (XOR4), and X4.IMP represents a possible There, X4.51 specifies a 4-input XOR-gate (XOR4), and X4.101 represents a possible implementation, containing three 2-input XOR-gates.
In the following we use the simplified LOTOS-based notation introduced in Chapter 3. **The Specification X4.SP**X4.SP= a;z;X4.SP [] b;z;X4.SP [] c;z;X4.SP [] d;z;X4.SP
Note that inXOR4={a,b,c,d} and outXOR4={z}.

# The Implementation X4.IMP

# X4.IMP=

```
((XOR[a,b,r] | | | XOR[c,d,s]) | [r,s] | XOR[r,s,z]) \setminus \{r,s\}
```

<page-header><page-header>

K.L.McMillan, A Technique of State Space Search Based on Unfolding,

Verification of asynchronous circuits by BDD-based model checking

References
[Async] The Asynchronous Logic Home Page, at http://www.cs.man.ac.uk/amulet/async/index.html
[BS94] J.A.Brzozowski and C-J.H.Seger, Asynchronous Circuits, Springer-Verlag, 1994.
[Dill89] D.L.Dill, Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits, Ph.D. Thesis, CMU 1988; also: MIT Press 1989.
[KG97] R.Kol and R.Ginosar, Future Processors will be Asynchronous, TR EE#1099, Dept.E.E., Technion, Israel, 1997.
[McM95] K.L.McMillan, A Technique of State Space Search Based on T Formal Methods in System Design, pp.45-65, 1995.
[RCP95] O.Roig, J.Cortadella, and E.Pastor, Verification of asynchronous circuits by BDD-based model checkin of Petri nets. LNCS #935, pp.374-391, 1995.
[Roi97] O.Roig, Formal Verification and Testing of Asynch. Circuits, Doct.Informatica Thesis, Universitat Politecnica de Catalunya, Barcelona, 1997 .
[Sut89] I.E.Sutherland, Micropipelines, Turing Lecture, Comm, ACM, 32(6), pp.720-738, 1989.

[Sut89] I.E.Sutherland, Micropipelines,

Turing Lecture, Comm. ACM, 32(6), pp.720-738, 1989.

[Yoe87] M.Yoeli, Specification and Verification of Asynchronous Circuits, Using Marked Graphs, in: Concurrency and Nets,

Advances in Petri Nets, Springer-Verlag, pp.605-622, 1987. [YG98] M.Yoeli and A.Ginzburg, LOTOS-based Verification of Asynchronous Circuits, Tech.Rep., CS-Dept, Technion, 1998.

/
s/
h/
earch/pubs/
ml
nal Specification Language LOTOS:
nputing Science and Mathematics,
ein, M. "An Introduction to
mputer Networks and
neMaker or PostScript formats.

[FL93] Faci, M. and Logrippo, L. "Specifying Hardware Systems In LOTOS", revised version of the paper that appeared in the proceedings CHDL'93 April 26-26, 1993. Available in FrameMaker or PostScript formats.

in: [uottawa2]/Papers/index.html
[TS94] Kenneth J. Turner and Richard O. Sinnott. DILL: Specifying digital logic in LOTOS. In Richard L. Tenney, Paul D. Amer, and M. Umit U. editors, Proc. Formal Description Techniques VI, pages 71-86. North-Holland, Amsterdam, Netherlands, 1994. in:[stir1]/publications.html logic in LOTOS. In Richard L. Tenney, Paul D. Amer, and M. Umit Uyar,

Port of Propositions 4.1 and 4.2Appendix BIn this Appendix we prove Propositions 4.1 and 4.2, formulated in Chapter 4.We start by recalling the basic concepts involved.Let S be a specification, and CT a circuit transition system. Below we repeat item (5)of the Definition of CT |= S (Definition 1.4.2).(6) Assume w1;w2eL(S), w`eL(CT), where w`\intCT = w1.Then there exists w", such that w"\intCT = w2, and w`;w"eL(CT).We denote by S.lot a LOTOS-process, observation-equivalent to S. CT\int is obtained from CT by replacing all internal symbols by 'i'.CT.lot is a LOTOS-process, obs-equiv. to CT\int.Condition C1S.lot || CT.lot is obs-equiv. to S.lot.In the following, S.lot, CT.lot, and S.lot ||CT.lot refer to the corresponding LOTOS processes, as well as to the corresponding LTSs (automata).Proposition 4.1Condition C1 => Requirements (3) and (5) of Definition 1.4.2.ProfWe first prove C1 => (5).w1;w2eL(S) => w1;w2eL(S.lot), (in view of the observational equivalence between 5

 $w_1; w_2 \in L(S) \implies w_1; w_2 \in L(S, lot)$ , (in view of the observational equivalence between S and S.lot).

Now consider the LTS (automaton) representing S.lot ||CT.lot.

Its states may be viewed as ordered pairs (a,b), where a is a state of S.lot, b is a state

In order to establish Condition C1, it is necessary and sufficient to establish a relation R between the states of S.lot || CT.lot and the states of S.lot, which satisfies the requirements of observational equivalence. This relation R may be defined as follows.

```
(1) (qO(S.lot),qO(CT.lot))=qO(S.lot | |CT.lot) R qO(S.lot)
```

proppopp proppop

<page-header><page-header><page-header>