Bouzafour-Renaudin-Garavel-et-al-18

Model-checking Synthesizable SystemVerilog Descriptions of Asynchronous Circuits

Aymane Bouzafour, Marc Renaudin, Hubert Garavel, Radu Mateescu, and Wendelin Serwe

Proceedings of 24th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'18), Vienna, Austria, May 2018

Abstract:

Asynchronous circuits have key advantages in terms of low energy consumption, robustness, and security. However, the absence of a global clock makes the design prone to deadlock, livelock, synchronization, and resource-sharing errors. Formal verification is thus essential for designing such circuits, but it is not widespread enough, as many hardware designers are not familiar with it and few verification tools can cope with asyn-chrony on complex designs. This paper suggests how an industrial design flow for asynchronous circuits, based upon the standard HDL SystemVerilog, can be supplemented with formal verification capabilities rooted in concurrency theory and model-checking technology. We demonstrate the practicality of our approach on an industrial asynchronous circuit (4000 lines of SystemVerilog) implementing a memory protection unit.

Slides of A. Bouzafour's lecture at ASYNC'18 (May 2018)
PDF
Slides of H. Garavel's lecture at the Lorentz center (April 2018)
PDF